
**Julia Nelson CS 383 Midterm 2**

**Problem 1 [20 points]**



Consider the instruction LDUR X2, [X3, #48] which uses the above datapath.

1. What is the output of sign-extend (in hex)?
2. What is the value of ReadRegister1 (in decimal or binary)?
3. What is the value of ALUSrc? -
4. What are the values of MemRead and MemWrite?

A0 zero

**Problem 2 [20 points]**

Consider a processor without pipelining that has the following stage latencies: IF 200 ps, ID 100 ps, EX 100 ps, MEM 200 ps and WB 100 ps. We wish to build a new processor with a five-stage pipeline based on the non-pipelined processor.

1. What is the clock cycle time of the new pipelined processor?
2. What is the ideal speed up of the pipelined processor over the non-pipelined one? Assume that no bubbles will need to be inserted in the pipeline.
3. Why will the actual speedup be less than the above ideal one?

**ANSWER**:

1. NON-Pipelined cycle time = 200+100+100+200+100 = 700ps

New Pipelined cycle time = MAX(200,100,100,200,100) = **200ps**

1. ideal speed up = 2.5
2. data and control hazards can hurt CPI, splitting of slowest instruction does not work

**Problem 3 [20 points]**

Consider the following instructions executed in a pipeline with full forwarding support. Identify the value of which register is forwarded from a stage of an instructions to a stage of a subsequent instruction. (Completely impossible example: “The value of X5 is forwarded from the IF stage of instruction 1 to the WB stage of instruction 2.”) No pipeline execution diagram is required, but sketching one in your notes may be helpful.

1: LDUR X20, [X19, #0]

2: LDUR X21, [X19, #8]

3: ADD X22, X21, X20

4: SUB X23, X23, X22

**ANSWER**: The value of X22 is stalled in ID stage in instruction 3 because its value is being forwarded from instruction 2 in the EX stage and instruction 1 in the MEM stage

**Problem 4 [10 points]**

One form of speculation is to load before completing outstanding stores.

1. Describe what must be true for this technique to be correct.
2. What would happen if the speculation were wrong?

* **Sign-extender**
* **Missing instructions or data**

**Problem 5 [30 points]**

Consider the following assembly code.

LDUR X2, [X0, #16]

SUB X3, X1, X2

STUR X3, [X0, #24]

LDUR X4, [X0, #40]

ADD X5, X1, X4

STUR X5, [X0, #64]

1. Add NOP instructions to the code above so that it will run correctly on a pipeline without forwarding, but WB write/read in the same cycle. (A pipeline execution diagram is not needed for this problem. Sketching it may help, but it does not need to be submitted.)
2. Optimize the code execution by re-arranging the instructions to get the same correct result faster. (No need to prove that your solution is optimal, but it should be faster than the given code.)

ANSWER:

LDUR X2, [X0, #16]

NOP

SUB X3, X1, X2

STUR X3, [X0, #24]

LDUR X4, [X0, #40]

NOP

ADD X5, X1, X4

NOP

NOP

STUR X5, [X0, #64]

b) you can optimize by rearranging the code as long as the the instruction doesn’t rely on whats before

LDUR X2, [X0, #16]

STUR X3, [X0, #24]

LDUR X4, [X0, #40]

NOP

SUB X3, X1, X2

NOP

NOP

ADD X5, X1, X4

NOP

NOP

STUR X5, [X0, #64]

Sorry ran out of time – getting jumbled up